STM32 Target Support Library Component Reference
This chapter lists the blocks of the PLECS STM32 Target Support Library in alphabetical order.
Output the measured voltage at an analog input channel, in continuous mode |
|
Output the measured voltage at an analog input channel, in single or triggered mode |
|
Provide the CPU load generated by the base task as a percentage of the base task period |
|
Set up a CAN communication port |
|
Receive CAN messages |
|
Provide the CAN bus status |
|
Transmit CAN messages |
|
Specify the base sample time and trigger for the main control tasks |
|
Generate an output voltage from the input signal |
|
Read a digital input |
|
Set a digital output |
|
Count edge of a pulse train |
|
External synchronization port for HRTIM and PWM blocks |
|
Synchronize multiple HRTIM timing units for frequency and/or phase variable PWM signals |
|
Generate up to two independent PWM signals or a complementary PWM signal pair |
|
Create a target inport for offline simulation |
|
Create a target outport for offline simulation |
|
Allow modifying input value during a PIL simulation |
|
Implement peak current control with ramp compensation |
|
Provide powerstage safety features |
|
Time-stamp edges of a pulse train |
|
Generate a complementary PWM signal pair |
|
Counts edges generated by a quadrature encoder |
|
Provide read access to signal during a PIL simulation |
|
Fast calculation of sine and cosine |
|
Implement SPI Master connected to one or multiple slaves |
|
Implement SPI Slave |
|
Generate trigger signals for ADC and model |